Document control number:	48 -00558.
Name:	

CGP-100/200 Graphics Processor Conversion Module

Logic Diagrams

COMPANY CONFIDENTIAL

The information and drawings contained herein are confidential and proprietary information of Computervision Corporation and shall not be divulged to any third party without the prior written consent of Computervision Corporation.

Reproduction in whole or in part is forbidden.

©Copyright July 1980 Computervision Corporation All Rights Reserved Printed in USA

Table of Contents

12 Slot Backplane (Revision C)
DS21E1026 (2 sheets)

Paddleboards (Revision B)

DS21E292 (1 sheet)

DS21E287 (1 sheet)

128/32K A/B Port Memory Unit (Revision E)


DS21E252 (16 sheets)


VGU Adaptor Board (Revision A)

BS23E027 (1 sheets)

12 Slot Backplane

	Sheet No.
Signal Map	1
Connectors	1
Schematic	2







•

Paddleboards

A Schematic

B Schematic





128/32K A/B-Port Memory Unit

	Sheet No.
Address Selection	1
Jumper Configuration	1
Memory Prioritizing	2
Refresh and Timing Logic	2
Data In Multiplexer	3
Data Out Latch	3
Parity Logic	3
Bus Control Logic	4
Bus Logic	5
Memory Address Logic	5
A-Port/B-Port Select Logic	6
Address Multiplexer Logic	6
Refresh Counter Logic	6
Row Address Strobe Clock	6
I/O Logic	7
Memory Row A	8
Memory Row B	9
Memory Row C	10
Memory Row D	11
Memory Row E	12
Memory Row F	13
Memory Row G	14
Memory Row H	15
B-Port Connectors	16

DA21E2E0-X CONFIGURATION TABLE

	SINGLE PORT	DUAL PORT. DISTRIBUTED MODE	DUAL PORT. GPU MODE	SINGLE PORT 32K
POPULATED WITH 4K RAMS (MK 4027-3)	USE CONFIGURATION BLOCKS A.A1.B	USE CONFIGURATION BLOCKS A.A1.C.D.E	USE CONFIGURATION BLOCKS A.C.D.E	
POPULATED WITH 18K RAMS (MK 4116-3)	DA21E250-02 USE CONFIGURATION BLOCKS B.F	DA21E250-01 USE CONFIGURATION BLOCKS D.E.F.Q	DA21E250-01 USE CONFIGURATION BLOCKS E.F.H	DA21E250-03 USE CONFIGURATION BLOCKS ALI

CONFIGURATION BLOCK A) 32K HARDWARE CONFIGURATION (USING 4K RAMS)

- 2) ADJUST POT R31 SUCH THAT TP HAS A 29 JJS REP RATE
 3) INSERT JUMPERS: JP9-2, JP11-2, JP13-2
 4) POPULATE MEMORY ARRAY WITH MK4027-3 MEMORY CHIPS

CONFIGURATION BLOCK ALD APORT 32K ADDRESSING CHART

*APORT FIELD	AMCO	AMC1	AMC2	AMC3	**CLOSED CONTACTS ON SWITCH PACK IV
0	Н	Н	н	н	8
1	Н	Н	Н	L	7.8
2	н	Н	L	н	6.8
3	н	н	L	L	6.7.8
4	Н	L	Н	Н	5.8
5	Н	L	Н	L	5.7.8
8	Н	L	L	Н	5.8.8
7	Н	L	L	L	5.6.7.8
8	L	Н	Н	Н	4 .8
9	L	Н	Н	L	4.7.8
10	L	Н	L	Н	4.6.8
11	L	Н	L	L	4.6.7.8
12	L	L	Н	Н	4.5.8
13	L	L	Н	L	4.5.7.8
14	L	L	L	н	4.5.6.8
15	L	L	L	L	4.5.8.7.8

- * EACH FIELD NO. REPRESENTS ONE 32K SEGMENT OF MEMORY
- ** ALL OTHER CONTACTS ON SWITCH PACK IV OPEN

CONFIGURATION BLOCK B) SINGLEPORT CONFIGURATION i) DEPOPULATE PC BOARD AS PER BM21E250-02 2) ADD JUMPERS JP3 . JP5 . JP7

CONFIGURATION BLOCK C) BPORT 32K MEMORY ROW SELECT 1) INSERT JUMPERS: JP10-2 . JP12-2 . JP14-2

CONFIGURATION BLOCK D) BPORT 32K ADDRESSING AND I/O DEVICE CODE CHART

*BPORT FIELD	BMCO	BMC1	BMC2	BMC3	
OR	OR	OR	OR	OR	**CLOSED' CONTACTS
I/O DEVICE CODE	BDSO	BDS1	BDS2	BDS3	ON SWITCH PACK 12S
0	н	Н	Н	Н	6
1	н	Н	Н	L	4.6
2 .	н	Н	L	Н	3.6
8	н	Н	L	L	3.4.6
4	Н	L	Н	Н	2.6
6	н	L	Н	L	2.4.6
6	Н	L	L	Н	2.3.6
7	Н	L	L	L	2.3.4.6
8	L	Н	Н	Н	1.6
9	L	Н	Н	L	1.4.6
10	L	Н	L	Н	1.3.6
11	L	Н	L	L	1.3.4.6
12	L	L	H	Н	1.2.6
13	L	L	Н	L	1.2.4.6
14	L	L	L	Н	1.2.3.6
15	L	L	L	L	1.2.3.4.6

- * EACH FIELD NO. REPRESENTS ONE 32K SEGMENT OF MEMORY
- ** ALL OTHER CONTACTS ON SWITCH PACK 12S AND 9C OPEN

CONFIGURATION BLOCK E) LAST BOARD IN DAISY CHAIN

THE LAST DUAL PORT MEMORY BOARD IN A DAISY CHAIN MUST TERMINATE BPORT BUS SIGNALS. THE LAST DUAL PORT MEMORY IN A DAISY CHAIN ONLY MUST HAVE THE FOLLOWING RESISTORS: RPB.RP7.RP8. RP12 . RES PACK 12F

CONFIGURATION BLOCK F) 128K HARDWARE CONFIGURATION/APORT 128K ADDRESSING M

- 2) INSERT JIMPER JP4
 3) ADJUST POT R31 SUCH THAT TP HAS A 14.5 US REP RATE
 4) INSERT JUMPERS JP9 . JP11 . JP13
 5) POPULATE MEMORY ARRAY WITH MK4118-3 MEMORY CHIPS
- 6) APORT 128K ADDRESSING CHART

*APORT FIELD NO.	AMCO	ĀMC1	AMC2	AMC3	AMC3	**CLOSED CONTACTS ON SWITCH PACK 1V
0.1.2.3	Н	Н	Н	Н	Н	
4,5,8,7	Н	Н	н	Н	L	5
8.9.10.11	н	Н	н	L	Н	4
12,13,14,15	Н	н	Н	L	L	4.5
18.17.18.19	Н	Н	L	Н	Н	3
20,21,22,23	Н	н	L	Н	L	3.5
24,25,26,27	Н	Н	L	L	Н	3.4
28.29.30.31	Н	н	L	L	L	3.4.5
32.33.34.35	н	L	Н	Н	н	2
36,37,38,39	Н	L	Н	н	L	2.5
40.41.42.43	Н	L	Н	L	Н	2.4
44.45.48.47	Н	L	Н	L	L	2.4.5
48.49.50.51	Н	L	L	н	Н	2.3
82,53,54,55	Н	L	L	Н	L	2.8.5
56.57.58.59	Н	L	L	L	Н	2.3.4
60,81,62,63	Н	L	L	L	L	2.3.4.5
84.65.86.67	L	Н	Н	Н	Н	1
68.69.70.71	L	Н	Н	H	L	1.5
72,73,74,75	L	Н	Н	L	Н	1.4
76.77.78.79	L	Н	Н	L	L	1.4.5
80.81.82.83	L	Н	L	Н	Н	1.3
84,85,86,87	L	н	L	Н	L	1.3.5
88,89,90,91	L	Н	L	L	Н	1.3.4
92,93,94,95	L	Н	L	L	L	1.3.4.5
96.97.98.99	L	L	Н	Н	Н	1.2
100,101,102,103	L	L	н	Н	L	1.2.5
104.105.106.107	L	L	Н	L	Н	1,2,4
108.109.110.111	L	L	Н	L	L	1.2.4.5
112,113,114,115	L	L	L	Н	Н	1.2.3
116,117,118,119	L	L	L	Н	L	1.2.3.5
120.121,122,123	L	L	L	L	Н	1.2.3.4
124.125.126.127	L	L	L	L	L	1.2.3.4.5

- * EACH FIELD NO. REPRESENTS ONE 32K SEGMENT OF MEMORY (TO EXPAND BEYOND 15 FIELDS., IC 2X AND 2V. SHT.7. MUST BE ADDED)
- ** ALL OTHER SWITCH CONTACTS ON SWITCH IV ARE OPEN

CONFIGURATION BLOCK Q) 128K APORT/32K BPORT COMMON MEMORY WITH JUMPERS JP10. JP12. JP14. INSERTED

BMC2	вмсз	COMMON SEGMENT OF APORT 128K MEMORY
H	Н	1ST 32K
Н	L	2ND 32K
L	Н	3RD 32K
L	L	4TH 32K

2) TO FORCE COMMON APORT/BPORT MEMORY INDEPENDENT OF BMC2 AND BMC3

BMC2	висз	COMMON SEGMENT OF APORT 128K MEMORY	JUMPERS INSERTED
X	X	1ST 32K	JP10, JP15, JP16
X	X	2ND 32K	JP10, JP16
X	X	3RD 32K	JP10, JP15
X	X	4TH 32K	JP10

WHERE X = DONT CARE

CONFIGURATION BLOCK H) BPORT 128K ADDRESSING CONFIGURATION

- 1) INSERT JUMPERS JP10, JP12, JP14
- 2) BPORT 128K ADDRESSING CHART

BPORT FIELD NO.	BMADO	BMAD1	BMAD2	BMCO	BMC1	**CLOSED CONTACT ON SWITCH PACKS	
						90	128
0.1.2.3	н	Н	Н	Н	Н		8
4.5.6.7	н	Н	н	Н	L		2.8
8.9.10.11	н	Н	н	L	Н		1.8
12.13.14.15	н	н	н	L	L		1.2.8
16.17.18.19	н	н	L	н	н	7	8
20,21,22,23	н	н	L	Н	L	7	2.8
24.25.28.27	Н	Н	L	L	н	7	1.8
28,29,30,31	Н	н	L	L	L	7	1.2.8
32.33.34.35	Н	L	н	Н	Н	6	8
36,37,38,39	Н	L	Н	н	L	6	2.8
40.41.42.43	Н	L	Н	L	Н	6	1.8
44.45.46.47	Н	L	Н	L	L	6	1.2.8
48,49,50,51	Н	L	L	Н	Н	6.7	8
52,53,54,55	Н	L	L	н	L	6.7	2.8
56,57,58.59	Н	L	L	L	Н	6.7	1.8
60,61,62,83	Н	L	L	L	L	8.7	1.2.8
64,65,68,67	L	Н	Н	Н	Н	5	8
68.69.70.71	L	Н	Н	Н	L	5	2.8
72,73,74,75	L	Н	Н	L	Н	5	1.8
76,77,78,79	L	Н	Н	L	L	5	1.2.8
80,81,82,83	L	н	L	Н	н	5.7	8
84,85,86,87	L	Н	L	Н	L	5.7	2.8
88,89,90,91	L	Н	L	L	Н	6.7	1.8
92,93,94,95	L	Н	L	L	L	5.7	1.2.8
96,97,98.99	L	L	Н.	Н	Н	5.6	8
100,101,102,103	L	L	Н	н	L	5.6	2.8
104,105,106,107		L	н	L	Н	5.6	1.8
108,109,110,111	L	L	н	L	L	5.6	1.2.8
112,113,114,115	L	L	L	Н	н	5.6.7	8
118,117,118,119	L	L	L	Н	L	5.6.7	2.8
120,121,122,123	L	L	L	L	Н	5 .6 .7	1.8
124,125,126,127	L	L	L	L	L	5.6.7	1.2.8

EACH FIELD NO. REPRESENTS ONE 32K SEGMENT OF MEMORY ALL OTHER CONTACTS ON SWITCH PACK 12S AND 9C OPEN (9C-2 May be closed to disable aport)

CONFIGURATION BLOCK 1) 32K SINGLE PORT CONFIGURATION (USING 16K RAMS)

1) DEPOPULATE BOARDS AS PER ASSEMBLY DA21E250-03 MISCELLANEOUS JUMPERS


- 1) FOR LDMAR STARTING APORT MEMORY CYCLE INSERT JP-2
 2) FOR MEMREAD STARTING APORT MEMORY CYCLE INSERT JP-1
 3) FOR GPU MODE REQUIRING DISABLED APORT .
 CLOSE SWITCH 9C-2
- 4) APORT MUC/NON MUC OPERATION


JUMPER PLUG 4D 1-16 2-15 4-13 5-12 6-11 NON MUC OPERATION 8-9


5) APORT I/O DEVICE CODE


1) STANDARD 248. INSERT JP8 FOR 258

DOMPLITE RY IS LOS	NTAINS INFORMATION PROPR CORPERATION AND IS NOT T PERMISSION OF COMPUTERVIO	D RE UGED OR REPRO-		DECIMAL JX .01					\dashv	\pm		_
MATERIAL			ļ	JOX ==.00%. JOXX ==.0013 FRAOTIONAL==1/484	Ε	ECO	34	-23		2	20	_
A			╁	DRM 8 HOBBS	D	ECO	33			10 7	771	1
FIRM	1		+	OH RBun 7/2	SYM TITLE			SCRIPTH			AFPO) A
W		DA21E250	1	ENGRAM STUTTER NOW					MEM		Y RA1	. 1
	PART MANGER	NEXT ABSELUELY	QTY	PROJE M. Anna 1/2	1//	<u> 3 PCR</u>	1 .	JU7.		וטר	1/1/	_
	PUTERVISIO	N CORP.		SIGNATURE DATE	SOAL		NO.	DS	321	EZ	25 2	2
	NETON BOAD BOUTE OF RD, MASS. 01730)		REMOYE ALL BURRS	WI.		SH	T 1	OF	16	SH	17










(


1




(


(


4





(




















B PORT CONNECTORS

CONN C

CONN E

BINTR		2	1
		4	3
BPORTACT		6	5
		8	7
	,	10	9
BIORST		12	11
BCLR		14	13
BIOPLS		16	15
		18	17
BDS 3		20	19
BDS 2		22	21
BDS 1		24	23
BDS 0		26	26
		28	27
		30	29
BRQENB		32	31
		34	33
BDATA 10		36	35
BDATA 1		38	37
BDATA 4		40	39
BDATA 5		42	41
BDATA 6		44	43
BDATA 7		46	45
FREE		48	47
	BINTPOUT	50	49

1		B MEM RD	2
3	B MEM RD		4
5	B MEMWRT	BMEMWRT	6
7		BLDMAR	8
8	BLDMAR		10
11	B MEM BUS 15		12
13	B MEM BUS 14		14
15	B MEM BUS 13		16
17	B MEM BUS 12		18
19	B MEM BUS 11		20
21	B MEM BUS 10		22
23	B MEM BUS 9		24
25	B MEM BUS 8		26
27	B MEM BUS 7		28
29	B MEM BUS 6		30
31	B MEM BUS 5		32
33	B MEM BUS 4		34
3 5	B MEM BUS 3		36
37	B MEM BUS 2	BMAD2	38
39	B MEM BUS 1	BWAD1	40
41	B MEM BUS O	RESET	42
43	BMC 3	BMADO	44
45	BMC 2	BMCO	46
47	BMC 1	BPARER	48
49		B MEM BUSY	50

ALL UNUSED PINS GROUNDED

DS21E252

VOLTAGE FEEL	DS FOR CONNECTORS PA.PB
+12 VOLTS	B46.A7.A8
-5 VOLTS	B81
-12 VOLTS	B71.B72
+5 VOLTS	A/B3.A/B4.A/B97.A/B98
QND	A/B1, A/B2, A/B99, A/B100


COMPUTERVISION CO	TAINS INFORMATION PROPRI REPORATION AND IS NOT TO RMISSION OF COMPUTERVIS	BE USTO OR REPRO-		TOLERANDES DECIMAL JX ex.01						П		
MATERIAL			-	JXX == .006 JXXX == .0010 FRACTICE-LL=+1284	•	\Box				\Box		
	_ · · · · · · · · · · · · · · · · · · ·		+	DRN S HOSES	_	\Box	SEE S	SHT. 1				
				DKM 8 NOS68		EW	PEVIR	ON DESCRI	PTION	OHK	APPO	DAT
FINISH				OHK		TITLE					_	
		DA21E250	1	EHSR				/32K				
	PART NUMBER	MEXT ASSESSE!	QTY	PROJ		47	BH	DRT	SCF	1 D	IA	
COMB	UTERVISIO	N CODD		MFG		BOALE		DWG I	00	15) [2
BOY BRIGHT		it ount.		BIGNATURE	DATE			NO. U	S2:	LC. <i>C</i>	20	_
	D. MASS. G1730)		REMOVE ALL BUTTE		WT.	Ī	SHT 1	6 OF	16	SI	нт

VGU Adaptor Board

Schematic

1

•



REMARKS FORM

TITLE:		
Order No.:	_	
TECHNICAL or EDITORIAL ERRO	RS (include page number)	:
SUGGESTIONS FOR IMPROVEMEN	NT:	
A 10 1 10 1 10 10 10 10 10 10 10 10 10 10		
	FROM: (Please print)	
NAME:	(Please print)	DATE
	(Please print)	
NAME:TITLE:COMPANY NAME	(Please print)	